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biologic-electronics interfaces
Emanuele Bottino ∗ Maurizio Valle ∗
Abstract — This paper reports current results about
the design of a fully-integrated low-noise pream-
pliﬁer to be employed in a multi-channel neuro-
electronic interface. Two diﬀerent CMOS-process
designs are presented and their performances are
compared with other implementations. Our designs
oﬀer the smallest area occupation and the lowest
power consumption. The physical design is ready
for fabrication and measurments on test chip will be
performed.
1 INTRODUCTION
One can envisage, as a near future neurobioengi-
neering breakthrough, the integration of biological-
artiﬁcial interfaces with artiﬁcial neurons to realise
implantable neurophrostheses [1]. In this regard,
among many other challenging tasks, there is the
need for designing electronic systems capable of
monitoring the electrophysiological activity of hun-
dreds (up to thousands) of diﬀerent neurons simul-
taneously.
Many eﬀorts in this direction are spent by record-
ing the action-potentials (or spikes) of in-vitro cul-
tured neurons, which are interfaced with record-
ing electronics through arrays of microelectrodes
(MEAs). At present, up to tens of thousands
recording sites have been implemented using a non-
standard CMOS process [2]. The critical compo-
nent of these systems is the preampliﬁcation block
which, besides properly enhancing the neural sig-
nal, must satisfy a number of other contrasting
speciﬁcations [3]. Extracellular spikes have a min-
imum amplitude in the range 50 − 150 μV with a
frequency spectrum comprised between few Hz and
some kHz [4]. A noisy component, mainly due to
neighbor cells activity, is also present and exhibits
a maximum amplitude of 5−10μV throughout the
frequency spectrum [4]. Random, drifting DC oﬀ-
sets appear across diﬀerential recording electrodes
and have a variation range of about ±50 mV [5].
Moreover, when considering the design of a system
provided with a thousand of recording channels,
power consumption of the preamplifying stage must
be minimized, also to prevent biological tissue dam-
aging [6]. To set an upper limit in this regard, we
assumed a 1000-electrodes recording structure oc-
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cupying 100 mm2: to comply with biological con-
straints, a single channel of the system must not
dissipate more than 80μW. Many implementations
have been proposed so far [2, 5, 7, 8], but the ma-
jority of them cannot be implemented practically
due to an excessive complexity (i.e. area occupa-
tion, power dissipation, non-standard CMOS pro-
cess). Again, we wished to set a reference limit
for our application. Commercial recording systems
use passive MEAs (i.e. no electronics integrated
with the recording array) comprising 60 electrodes
spaced one another by 200μm [9]. This means each
electrode could be surrounded by 0.04 mm2 elec-
tronic circuitry: in turn, this value is too small, as
DC-ﬁltering requires either large capacitors or large
resistors. A more realistic value could be about 0.1-
− 0.2 mm2 for each recording channel.
This paper reports our achievements in the de-
sign of a fully-integrated low-noise preampliﬁer for
recording the extra-cellular spiking activity of in-
vitro cultured neurons. We designed two preampli-
ﬁers exploiting diﬀerent technologies. They both
work in a bandwidth ranging from few Hz up to
few kHz, provide DC ﬁltering and exhibit an in-
band input referred noise of 6.2 − 8.5 μVrms.
2 LOW NOISE PREAMPLIFIER
Fig. 1 shows the scheme of the proposed pream-
pliﬁer which realises a band-pass ﬁlter transfer
function. Assuming an ideal (i.e. with a inﬁ-
nite gain) operational transconductance ampliﬁer
(OTA) and C1,C L   C2, its mid-bang voltage gain
AvM is equal to the ratio C1/C2; moreover, the
lower corner-frequency fL and the upper corner-
frequency fH are 1/2πRC2 and gOTA
m /2πAvMCL
respectively (where gOTA
m ≈ gm1gm6/gm4).
2.1 Integrated resistors
As we desire to minimize area occupation, we wish
to keep capacitors dimensions as small as possible
(as a reference, a 50pF poly1-poly2 capacitor using
a0 .35 μm standard CMOS process occupies about
0.06 mm2). At the same time, though, we would
like to exploit the preamp high-pass ﬁlter behaviour
to eliminate the DC component due to the volt-
age random drift between electrodes. This can be
done only if the value of R is suﬃciently high, inC1
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Figure 1: Proposed preampliﬁer topology.
order to obtain very high time constants (e.g. hun-
drends of ms). Unfortunately, the implementation
of large integrated resistors is one of the major is-
sues of analog design. In fact, even exploiting a
silicide-blocking mask to increase the polysilicon re-
sistivity, we would have ended up with unfeasible
integrated resistors sizes. Thus, we decided to use
a dedicated device, the MOS-bipolar element–ﬁrst
described in [10]–as an integrated resistive compo-
nent.
Basically, it is a lateral bipolar transistor (BJT),
where the p+ emitter (or drain) is shorted to
the gate, whereas the p+ collector (the source) is
shorted to the n+ base (the bulk). Applying a pos-
itive voltage between the collector and the emitter
(i.e. Vce > 0) the device acts as a diode-connected
PMOS, while changing the polarity of Vce it turns
in a lateral pnp diode-connected BJT. The key fea-
ture of the MOS-bipolar device is that it exhibits a
very high diﬀerential resistivity (i.e. rdiff > 1010Ω)
when operated in the sub-threshold region (e.g.
|Vce| < 0.2 V ).
There are some drawbacks: ﬁrst, only very sel-
dom foundries provide the lateral BJT electrical
model and so, most of the times, it is necessary
to experimentally characterize the device. Second,
MOS-bipolar elements are quite sensitive to light:
emitter-base junction photocurrents, proportional
to the light intensity, have been reported for ir-
radiances values of some tens of mW/m2 [10], so
their junction must be properly shielded. Third,
the linearity of these devices is poor, so they are un-
suitable for applications requiring low distortion for
large output signals. Once again, one can partially
solve the problem by connecting two MOS-bipolar
in series, but in this case biasing the potential at the
connection node becomes diﬃcult due to the inher-
ently high resistivity of the devices. Anyhow, our
application doesn’t need high linearity, nor must
comply with large signals (spikes maximum ampli-
tude is less than a mV ); also, MOS-bipolar devices
are obtained using a standard CMOS process and
their area occupation can be as small as a 2×2μm2
FET. So, the tradeoﬀ between beneﬁts and draw-
backs appears to be advantageous and justiﬁes the
use of such devices for our purposes.
The sizing of C1,2 needs some caution as well:
considerations on the preampliﬁer gain, the fre-
quency response, the area occupation and the de-
vices mismatch make the choice uneasy. A good
trade-oﬀ is to set C1 =2 0pF and C2 = 200 fF.
2.2 Open-loop gain
The value of AvM (the preamp closed-loop gain or
C-L gain) is strictly correlated to the OTA low-
frequency voltage gain AOTA
v0 (the OTA open-loop
gain or O-L gain). In particular–assuming the lat-
ter being constant within the bandwidth of interest-
–we can write:
AvM =
AOTA
v0 · (sC1R)
(AOTA
v0 + 1)(sC2R +1 )+sC1R
(1)
To determine the AOTA
v0 minimum value needed for
obtaining an acceptable precision of the C-L gain,
we calculated the relative error of AvM due to the
ﬁnite O-L gain as follows:
err(AvM)=
Aideal
vM − AvM
Aideal
vM
(2)
where Aideal
vM is the preampliﬁer gain when the O-L
gain is inﬁnite. Table 1 reports the results assum-
ing Aideal
vM = C1/C2 = 100. It is clear from the table
AOTA
v0 [V/V] AvM error [%]
102 50.249
103 9.174
104 1.001
105 0.102
Table 1: Inﬂuence of AOTA
v0 on the AvM precision.
that AOTA
v0 cannot be too low, otherwise we would
end up with an undeﬁned value for AvM; besides,
it is useless to increase the OTA gain too much,
because such an eﬀort would be frustrated by the
capacitors mismatch. In fact, the exact value of
AvM depends also on how much the ratio C1/C2 is
precise. Technological process parameters indicate
that the typical absolute mismatch error for an in-
tegrated capacitor is 15−20%. With proper layout
design techniques (i.e. common-centroid layout),
the relative mismatch error between two capacitors
can be reduced to less than 1 %. It seems reason-
able, then, to choose an AOTA
v0 which insures a max-
imum error on AvM comparable to the one due tolayout capacitors mismatch. From table 1 we see
that this means AOTA
v0 =8 0dB. This gain can be
achieved by most CMOS OTA architectures, but
other considerations on noise performances, area
occupation (i.e. devices number and size), and
power consumption must be taken into account.
2.3 OTA architectures noise comparison
As stated before, extracellular action-potentials
minimum amplitude is about 50 μV , whereas the
maximum noise ﬂoor is 10 μV . With such small
voltages at stake, the preampliﬁer noise must be
minimized to avoid unwelcome increase of the noise
ﬂoor. In this perspective, we performed a detailed
noise analysis on four OTA architectures (described
in [4]), which could be employed to design the
preamp, considering O-L gain and area occupa-
tion issues. The analysis was aimed to identify the
circuit topology which would have generated the
smallest quantity of noise.
The four OTAs were: (a) a symmetrical conﬁgu-
ration provided with an inverting output stage, (b)
a Miller transconductance ampliﬁer, (c) a single-
stage cascode, (d) a folded cascode. The four
topologies were chosen for the satisfactory trade-
oﬀ between gain and complexity; in addition, to
comply with design speciﬁcations and because of
better noise performances, we employed them with
a diﬀerential input and a single-ended output con-
ﬁguaration, implementing the diﬀerential pair with
PMOS transistors. Evaluating the low-frequency
power spectral density (PSD) input-referred noise
V 2
irn [11] for each OTA topology, we found out that
the least noisy was the symmetrical OTA, depicted
in Fig. 2:
V 2
irn =2 V 2
n1 +

2V 2
n3 +2 V 2
n6 +2 V 2
n8

g2
m1r2
o,I
(3)
The V 2
ni terms represent the noise voltage PSD of
the ith device (in

V 2/Hz

), assuming M1 − M2,
M3 − M4, M5 − M6a n dM7 − M8 are matched
in pairs (so, for example, V 2
n7 = V 2
n8). In the band
of interest, V 2
ni must take into account both white
noise (i.e. thermal and shot) and ﬂicker noise. gm1
is the diﬀerential pair transconductance and ro,I
is the ﬁrst-stage output impedance (i.e. ≈ 1/gm3).
Eq. 3 shows that the main noise contribution comes
from transistors M1a n dM2, as the eﬀect of other
transistors is mitigated by a factor equal to the
OTA ﬁrst-stage gain. This eﬀect is not present in
the other three OTA topologies, although solutions
(c) and (d) achieve high gains more easily, but at
the cost of additional circuitry for proper bias [4].
As our design guidelines were minimizing area
and power consumption, we opted for the symmet-
rical OTA conﬁguration, which is indeed simple,
but satisﬁes very well our needs.
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Figure 2: Symmetrical OTA circuit.
3 DESIGN CONSIDERATIONS
From the application speciﬁcations described in
Section 1, we ended up with a series of constraints
on the preampliﬁer C-L components–namely, ca-
pacitors and resistors–(see Sec. 2.1) and on OTA
architecture topology and performances (Sec.s 2.2
and 2.3). Now we will detail deeper on design is-
sues.
First, we want AOTA
v0 =8 0dB; the OTA transfer
function (at low frequencies) is:
AOTA
v0 ≈
gm1
gm3
·
gm6
gd6 + gd8
(4)
To achieve such a gain we chose to bias M1a n d
M2 in weak inversion (where, for a given current,
their gm is higher), whereas M3−M8 work in deep
strong inversion (to minimize gm3 while maximizing
gd6 and gd8). Not to end up with very large W1,2,
we chose to set IB =1μA; in this way the current
consumption was limited as well.
Unfortunately, it’s not possible to decrease gm3,4
too much because, then, the two non-dominant
poles–that is gm3/(Cgs3 + Cgs5)a n dgm4/(Cgs4 +
Cgs6)–are shifted at low-frequencies and can cause
stability issues. To overcome the problem and still
have a high gain, we employed a mirroring factor
between M3,4 and M5,6 smaller than one, so that
the output impedance is increased (and power con-
sumption is lowered).
Anyhow, lowering the current in the output
branch decreases also the value of gm6: this, in turn,
can degrade the OTA gain (see eq. 4).
Finally, when passing from O-L conﬁgura-
tion to the C-L one, the value of fH becomes
gOTA
m /2πAvMCL. Thus, one must carefully size CLand gOTA
m to obtain a satisfactory value for the up-
per corner frequency fH. A given gOTA
m which com-
ply with all the aforementioned constraints could
be in fact too low to insure a suﬃcient bandwidth
to the preampliﬁer. This is because the number of
constraints is higher than the degrees of freedom.
Adding two cascode MOSes to its output stage
would overcome the problem, but at the cost of us-
ing more silicon area for the biasing circuitry and
complicating the overall signal routing. It seems
clear, so, that one must design the architecture per-
forming an accurate trade-oﬀ between the various
performaces and managing all the constraints prop-
erly.
4 SIMULATIONS RESULTS
The preampliﬁer was designed using two diﬀerent
0.35 μm, double-poly technologies: TSMC CM035
and AMS C35. rdiff was carefully modelled deﬁn-
ing a non-linear resistor exploiting the AMS lat-
eral BJT model together with the AMS and TSMC
sub-threshold MOS models. Thus, it was possi-
ble to perform a reasonable simulation of its value
(rAMS
diff ≈ 4 · 1011 Ω when |Vce| =0 .2 V )e v e ni f ,a s
TSMC didn’t furnish the BJT model, an estimation
was necessary (rTSMC
diff ≈ 1011 Ωi f|Vce| =0 .2 V ).
Calculations show that, to avoid raising fL too
much, rdiff must not be lower than 1011 Ω, when
|Vce| =5 0mV : this gives us a reasonable margin
for safe operation. In table 2 the performances of
these two designs are reported. The common-mode
Technology AMS TSMC
Supply voltage [V ] ±1.65 ±1.65
Supply current [µA] 1.36 1.35
AOTA
v0 [dB] 78.2 78.8
AvM [dB] 39.9 39.9
CL [pF] 1.7 1.2
fL [Hz] 1.96 7.8
fH [KHz] 3.6 5
Virn [µVrms] 6.23 8.51
CMRR [dB] 67.5 65.6
Area occupation [mm2] 0.15 0.15
Power consumption [µW] 4.49 4.46
Table 2: Preampliﬁers performances.
rejection ratio (CMRR) is an important factor in
our application, as we don’t know a priori the volt-
age of the two electrodes at a given instant: both
realization oﬀer a good performance in this regard.
We compared the area occupation and the power
consumption with the other reported implementa-
tions (as good comparison terms, see [7, 8]) and we
found out our designs oﬀer the best performances
in this regard. The detailed comparison between
the state of the art and our work appears in [4].
5 CONCLUSIONS
In this paper we presented two versions of a fully-
integrated preampliﬁer for recording in-vitro cul-
tured neurons spiking activity. Both designs oﬀer
the smallest area occupation and the lowest power
consumption with respect to other reported imple-
mentations. A test chip–including other structures
to compare with MOS-BJTs–has been designed and
will be soon ready for measurements.
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